


**Stacking Untested Wafers to  
Improve Yield**


or

**3D: Where the Timid Go to Die**



## The 3D Enigma

<u>The Promise</u>	<u>The Reality</u>
<ul style="list-style-type: none"><li>• High Performance</li><li>• Low Power</li><li>• Improved Density</li></ul>	<ul style="list-style-type: none"><li>• A decade of “next year”</li><li>• High costs</li><li>• Low yields</li><li>• Non-existent ecosystem</li><li>• Loss of credibility</li></ul>
<p><b>More than Moore</b> or at least as much as Moore</p>	



## Historic Precedent




Tezaron  
AMERICA

## Poor Science



Tezaron  
AMERICA

## Excessive Complexity



Tezaron  
AMERICA

## Fear



Tezaron  
AMERICA

## But Flying is EASY



Tezaron  
AMERICA

## *Heroes focus on Landing*



US Airways Flight 1549 in the Hudson River  
– Capt. Chesley Sullenberger in command.

Tezaron  
AMERICA

## Step 1: Commit to 3D



Tezaron  
SEMICONDUCTORS

## DiRAM™ True 3D RAM Architecture




Tezaron Confidential

Tezaron  
SEMICONDUCTORS

10

## Dis-Integrated 3D RAM Architecture



Tezzaron Confidential

**Tezzaron**  
SEMICONDUCTOR

11

## 256 Independent Channels

### Each Channel

- 256 Mb Storage
- 64 Gb/s Bandwidth
- 9ns Latency
- 15ns tRC
- 16 Paired Banks




Tezzaron Confidential

**Tezzaron**  
SEMICONDUCTOR

12

## DiRAM4 Stack Performance




- 64 Gigabits Storage
- 16.4 Terabit/s Data Bandwidth
- 4096 Open Pages
- > 500 Billion Transactions Per Second

**256 Independent Channels**

*Tezaron*  
SEMICONDUCTORS

Tezzaron Confidential 13

## DiRAM4 Scale\* Drawing



\* Almost to scale

*Tezaron*  
SEMICONDUCTORS

Tezzaron Confidential 14

## Via-Free Wafer Stacking

The diagram illustrates the components of via-free wafer stacking. On the left is a vertical red cylinder representing a Copper TSV. A callout box points to it with the text: "Copper TSV ≈ 10μ x 50μ". On the right, a magnifying glass labeled "2x" focuses on a small vertical grey bar representing a Tezzaron Tungsten SuperContact™. A callout box points to it with the text: "Tezzaron Tungsten SuperContact™ ≈ 1μ x 5.5μ".

Tezzaron Confidential

*Tezzaron*  
SEMICONDUCTOR

15

## Tiny, Common, Cheap, Fast and...


The diagram compares two types of vias. On the left, a single large red circle is labeled "One" above it and "10μ Diameter Copper TSV" below it. On the right, a 10x10 grid of small grey dots is labeled "100" above it and "1μ Diameter Tungsten SuperContact" below it. A large, bold, black word "Scalable" is written diagonally across the grid of dots.

*Tezzaron*  
SEMICONDUCTOR



## Radically Different Manufacturing

<b>Conventional Flow</b>	<b>Tezzaron Flow</b>
<ul style="list-style-type: none"><li>• Fabricate Wafer</li><li>• Probe Test Die</li><li>• Thin Wafer</li><li>• Singulate Die</li><li>• <b>Stack Good Die</b></li><li>• Package Stack</li><li>• Burn-In &amp; Test Stack</li></ul>	<ul style="list-style-type: none"><li>• Fabricate Wafer</li><li>• <b>Stack Wafers</b></li><li>• <b>Thin Top Wafer</b></li><li>• <b>Repeat</b></li><li>• <b>Probe Test Stacks</b></li><li>• <b>Singulate Stacks</b></li><li>• Package Stacks</li><li>• Burn-In &amp; Test Stack</li></ul>

Tezzaron Confidential  17

## Never Handle A Thin Wafer

The Tezzaron Mantra

**Bond Two...Grind One**

...to make the world's  
thinnest RAM wafers

Tezzaron Confidential  18

“That can’t work...”

“...bonding un-tested die will  
produce **near zero yields, poor  
reliability** and **high costs.**”

Translation

*You Tezzaron people are crazy!*

Tezzaron Confidential



19

## Novati Technologies - Austin

- Tezzaron subsidiary
  - Manufacturing volume
  - Services available
- 3D Assembly Options
  - Cu-Cu
  - DBI®
  - Oxide Bonding
  - Intermetallic
  - Gold-Indium, Gold-Gold
- Silicon Interposers
  - Passive
  - Passive Plus
  - Active



Tezzaron Confidential



20

## Super dense interconnect allows...

# Bi-STAR™

### Built-in Self Test And Repair

- Controlled by **embedded ARM processor**
- Enabled by **per-cell** control interconnect
- Super-fine grained test and repair
- Continuous, in-the-system hard and soft error repair

Tezzaron Confidential



21

## Bi-STAR™ Does More, Works Better

### Bi-STAR Repairs

- Bad memory cells
- Bad line drivers
- Bad sense amps
- Shorted word lines
- Shorted bit-lines
- Leaky bits
- Bad secondary bus drivers



### Bi-STAR Tests

- Tests > 300,000 nodes per clock cycle
- Tests > 1,000x faster than external memory tester
- Via SPI port, works with Host to allow continuous scrub / repair

Tezzaron Confidential



22



## DiRAM: Efficiency for the Future

- **Less aggressive wafers**
- **Higher array efficiency**
- **Much lower test cost**
- **Higher yield**
- **Longer product life cycles**

Tezzaron Confidential

*Tezzaron*  
MEMORIES

25

## DiRAM: Efficiency for the Future

- **Less aggressive wafers**
- **Higher array efficiency**
- **Much lower test cost**
- **Higher yield**
- **Longer product life cycles**

Tezzaron Confidential

*Tezzaron*  
MEMORIES

26

## High End Routing

### Tasks

- **Packet Buffer**  
(Burst Read/Write)
- **Tables**  
(Read Dominated)
- **Stats**  
(Read-Mod-Write)

### Performance Metrics


- **Density**  
– Line Rate / Seconds
- **Bandwidth**  
– Line Rate x 2.5
- **Transaction Rate**  
– Transactions x Line  
Rate / Min Packet  
Size

Tezzaron Confidential

*Tezzaron*  
TECHNOLOGIES

27

## 400Gb Routing with DiRAM4




**26 mm x 32 mm Interposer**

Tezzaron Confidential

*Tezzaron*  
TECHNOLOGIES

28

## 1Tb Routing with DiRAM4



27 mm x 35 mm Interposer

Tezzaron Confidential


Tezzaron  
SEMICONDUCTORS

29

## The Right I/O for Each Market

**DiRAM4  
Launches  
with**  
0.7 V CMOS I/O  
2.5D Si or Organic


- Low Power
- High Performance



Tezzaron Confidential

Tezzaron  
SEMICONDUCTORS

30



## Tezzaron SEMICONDUCTOR

**David Chapman**  
VP Marketing &  
Technical Sales  
512-356-2534  
dchapman@tezzaron.com

Tezzaron Confidential

32