

# **3D Integration:**


# New Opportunities for Speed, Power and Performance

Robert Patti, CTO

rpatti@tezzaron.com









## **3D Stacking Approaches**

<u>SD Stacking Approaches</u>									
Chip Level	Device Level	Wafer Level							
<ul> <li>Ziptronix</li> <li>Xan3D</li> <li>Vertical Circuits</li> </ul>	• Stanford • Besang	• Infineon/IBM • RPI • ZyCube							
Amkor : 4S CSP (MCP)   Ankor : 4S CSP (MCP) Ankor : 4S CSP (MCP) Fixing Sensors : Stacked Flash Fixing : Stacked Flash Eight Stacked Flash Eight Stacked Chips [VVSP] 5600	<section-header><section-header></section-header></section-header>	<section-header></section-header>							
X									


Tezzaron Semiconductor

Tezaron Semiconductor

## Wafer Level Stacking Approaches

### Infineon/IBM


### **Infineon : W deep via**



## RPI/ Ziptronix/ ZyCube

### **RPI : Dielectric bonding**


## bstroi t



#### **Ziptronix : Covalent bond**




### **ZyCube : Injection glue bonding**




## Tezzaron

#### **Tezzaron : Copper bonding**



### Backside of the stacked wafer





02/07/2012

## **Market Drivers: 3D**

Driver	Functionality	Technical Parameter # 1	Technical Parameter # 2	Value Indicator
Stacked NAND Flash	Cell Phones Hard Drives Flash Drives	Memory density		High packing density
Micro- processor + Memory	Workstations	Latency bandwidth	Power	Execution time
Memory	Multiple	Density	Latency	Varies
Image Sensor	Cell Phones Cameras Automotive	Quantum Efficiency	Number of pixels	Image Quality



## **There is a lot of 3D today**


Samsung 16Gb NAND flash (2Gx8 chips), Wide Bus DRAM 560µ Micron Wide Bus DRAM Intel Cover glass. lectrode pad. CPU + memory -----Buried Sensor chip nterconnects OKI **CMOS Sensor** Xilinx 4 die 65nm interposer Top chip (45 TSV Raytheon/Ziptronix connections PIN Detector Device let 8-Gigabit TSV DRAM Package Outline Cross-section ire of Toshiba's new NAND memory cell **IBM** -hung Com chin RF Silicon Circuit Board / TSV Logic & Analog Toshiba **3D NAND** 



## **Through-Silicon Via (TSV)**


- Via First
- Via Last
- Via at Front end (FEOL)
- Via at Mid line (MOL?)
- Via at Back end (BEOL)

"SuperContact"












## **3D Interconnect Characteristics**

	SuperContact <sup>™</sup> I 200mm Via First, FEOL	SuperContact <sup>™</sup> III 200mm Via First, FEOL	SuperContact <sup>™</sup> IV 200mm Via First, FEOL	Interposer TSV	Bond Points	Die to Wafer
Size L X W X D Material	1.2 μ X 1.2 μ X 6.0μ W in Bulk	0.85 μ X 0.85 μ X 10μ W in Bulk	0.60 μ X 0.60 μ X 2μ W in SOI	10 μ X 10 μ X 100 μ Cu	1.7 μ X 1.7 μ Cu	3 μ X 3 μ Cu
Minimum Pitch	<2.5 μ	1.75 μ	0.8 μ	30/120 μ	2.4 μ	5μ
Feedthrough Capacitance	2-3fF	3fF	0.2fF	250fF	~<	<25fF
Series Resistance	<1.5 Ω	<3 Ω	<1.5 Ω	<0.5 Ω	<	<




## **TSV Pitch** \neq Area \delta Number of TSVs

- TSV pitch issue example
  - 1024 bit busses require a lot of space with larger TSVs
  - They connect to the heart and most dense area of processing elements
  - The 45nm bus pitch is ~100nm; TSV pitch is >100x greater
  - The big TSV pitch means TOF errors and at least 3 repeater




10

## **A Closer Look at Wafer-Level Stacking**






# Next, Stack a Second Wafer & Thin:






## **Stacking Process Sequential Picture**

Two wafer Align & Bond → Course Grinded → Fine Grinded






## Then, Stack a Third Wafer:






# Finally, Flip, Thin & Pad Out:


1st wafer: controller



























# **DRAM wants 2 different processes!**

Bit cells	Low leakage	High Vt Devices
	-slow refresh	Vneg Well
	-low power	Thick Oxide
	-low GIDL	
Sense Amps	High speed	Low Vt Devices
Word line drivers	-better sensitivity	Copper interconnect
Device I/O	-better bandwidth	Thin Oxides
	-lower voltage	



## "Dis-Integrated" 3D Memory






Tezzaron Semiconductor

02/07/2012

## **Octopus Stack**



**DRAM Memory Cells** 





- 1-4Gb
- 16 Ports x 128bits (each way)
- @1GHz
  - CWL=0 CRL=2 SDR format
  - 5ns closed page access to first data (aligned)
  - 12ns full cycle memory time
  - 288GB/s data transfer rate
- Max clk=1.6GHz
- Internally ECC protected, Dynamic self-repair, Post attach repair
- 115C die full function operating temperature
- JTAG/Mailbox test&configuration
- Power -40%
- Density x4++
- Performance +300%
- Cost -50%






## **Main Memory Power Cliff**

DDR3 ~40mW per pin 1024 Data pins →40W 4096 Data pins →160W Die on Wafer ~24uW per pin










## **The Industry Issue**



To continue to increase CPU performance, exponential bandwidth growth required.

More than 200 CPU cycles of delay to memory results in cycle for cycle CPU stalls.

▶16 to 64 Mbytes per thread required to hide CPU memory system accesses.


No current extension of existing IC technology can address requirements.

Need 50x bandwidth improvement. Need 10x better cost model than embedded memory.

Memory I/O power is running away.





## The "Killer" App: Split-Die






## **Die to Wafer With BCB Template**






## RPI Effort under Dr. James Lu






2um alignment / 5um pitch limit
Cu-Cu thermo compression bonding
Multilayer capability










# **Hyper-Integration** 5-9 layer stacks




Layer	5 Layer	7 Layer	9 Layer	Two layers of DRAM cells
Poly	9	11	17	
Copper Wire	21 (25)	32 (38)	34 (42)	
Al/W Wire	7	7	13	
Trans. Count	3B	3.1B	5.5B	



## **DRAM Die**

"extra TSVs" ~100,000 in the core area ~50,000 in gap



"extra TSVs"~40,000 in the core area~250,000 on periphery


Customer circuits



Tezzaron Semiconductor

02/07/2012

## **Current Memory Split-Die Projects**







Tezzaron Semiconductor


02/07/2012


# R8051/Memory

5X Performance 1/10<sup>th</sup> Power











o< 12 ↓

Dist:

Cmd:

lit Verify	Connectivity Optic	ons Route	Calibre								
			<b>THIN T</b>	<b>WARA</b>	r hand h	n Thurse					
			A.A.								
						a la					
			un un			a sugar					
							الليعة القرور	Children Children The	A DOL OF THE OWNER		
			a diffe dit	<u>l'adifad</u>	i <b>l 'n dit 'n</b>	ALL WATE AT	the distance of the	<u>n arinari</u>	<u>haijhaili</u>		
				Da Alba /			the Cities Cit	A STATE	N. A. M.		
				h					THE PERSON NAME OF TAXABLE PARTY.		
										Contraction of the local division of the loc	
										Sector and the sector of the	
		-	And in case of the Rest of the			<mark>n paipan</mark>				the second second states of the second second	
			-74-75	C ALA			- 0- 0	- M - M			
					- <b> </b>						

mouse L: mouseSingleSelectPt

**0** 0





>


### Tezzaron Semiconductor


8

Help











GP2B

LPAK®


0



Tezzaron 3D Devices June/July 2011











# **3D MPW**

- Complete 3D PDK 8<sup>th</sup> Release
  - GF 130nm
  - Calibre, Synopsis, Hspice, Cadence
  - MicroMagic 3D physical editor
  - Magma 3D DRC/LVS
  - Artisan standard cell libraries
- MOSIS, CMP, and CMC MPW support
  - 90nm, 150nm SOI
  - Silicon Workbench
- >70 in process
- >400 users







## **Near End-of-Line**





### New Apps – New Architectures






─ Sensor Array
 ─ Analog Data Conversion Circuitry
 ─ Flash Memory
 ─ DRAM Memory
 > Processor



#### Tezzaron Semiconductor







### **Pitch and Interconnect**

- SuperContact<sup>TM</sup> is 500f<sup>2</sup> (including spacing)
- Face to face is 350f<sup>2</sup> (including spacing)
- Chip on wafer I/O pitch is 35,000f<sup>2</sup>
- Standard cell gate is 200 to 1000f<sup>2</sup>
  - 3 connections
- Standard cell flip-flop is 5000f<sup>2</sup>
  - 5 connections
- 16 bit sync-counter is  $125,000f^2$ 
  - 20 connections
- Opamp is 300,000f<sup>2</sup>
  - 4 connections

f<sup>2</sup> is minimum feature squared



# **The Applications**

#### • Sensors

- CMOS cameras
- POI image processors very high frame rates
- High Energy Physics
- Bio Assay
  - SOC++
- Logic Memory
- Logic Logic




#### **OC768 Packet Engine**

Dual PPC 64x ARM SOC
FPGA (CPU Augmentation)
DRAM
Flash
CAM
CAM
FPGA (Packet Cracker)
Stack Controller




#### **3D-Routing Node (NOC)**





Tezzaron Semiconductor


# **Fault Tolerant** Self-configuring/Re-configuring





Tezzaron Semiconductor


# **3D Interconnect**





Tezzaron Semiconductor


# **3D Interconnect**





Tezzaron Semiconductor


#### **Data Paths: On-ramp/Off-ramp**






Tezzaron Semiconductor


#### **130nm Implemented Node**








#### **3D Place & Route**







# **3D LVS using QuartzLVS from Magma**

- Key features
  - LVS each of the 2D designs as well as the 3D interconnections between them in a single run
  - Driven by a 3D "tech file" that specifies the number and order of layers, interconnect material, etc
  - TSV aware LVS extraction
  - Full debug environment to analyze any LVS mismatch







# **Challenges**

- Tools
  - Partitioning tools
  - 3D P&R
- Access
- Heat
- Testing
  - IEEE 1500
  - IEEE 1149
- Standards
  - Die level
    - JEDEC JC-11 Wide bus memory
  - Foundry interface







# **Summary**

• 3D has numerous and vast opportunities!!

Communications

- New design approaches
- New ways of thinking
- Best of class integration of
  - Memory
  - Logic
  - RF
  - MEMS

Sensors

Computing MEMS

