







The 3rd Wave: Hyper Performance and the End of Commodity Memory

**David Chapman
VP Marketing**



An Introduction...






TeZaron
SEMICONDUCTOR

Feeling Warm?




<http://hairpinturnsahead.typepad.com/.a/6a0133ec7b075a970b01bb07aa594c970d-pi>


The First 40 Years of DRAM




The First Transformation



DRAM Data Bandwidth




Cache Gone Wild




<http://images.anandtech.com/reviews/cpu/intel/nehalem/part3/totalcache.png>

The Long Boil




Volatile RAM Hierarchy



DRAM Vendor Base





Bits Shrink – Die Grow




<http://www.intechopen.com/books/advances-in-solid-state-circuit-technologies/dimension-increase-in-metal-oxide-semiconductor-memories-and-transistors>


Array Efficiency



On-Die Routing Dominates



The Gap



Source: David Patterson, UC Berkeley


<http://image.slidesharecdn.com/2010-10-02introtomicroprocessors1-120907074913-phpapp01/95/2010-1002-intro-to-microprocessors1-17-728.jpg?cb=1347004218>

Not Dead Yet



http://megaodd.com/wp-content/uploads/2015/01/70ae5__FoodsEatenAlive07-650x401.jpg

The Next 20 Years




Bandwidth is NOT the Problem

“The problem isn’t memory bandwidth — it’s memory latency and memory power consumption.”


Forget Moore’s law: Hot and slow DRAM is a major roadblock to exascale and beyond
By Joel Hruska on July 14, 2014 @ <http://www.extremetech.com>

<http://www.extremetech.com/computing/185797-forget-moores-law-hot-and-slow-dram-is-a-major-roadblock-to-exascale-and-beyond>


The Next 20 Years





Micron HMC



<http://www.extremetech.com/computing/167368-hybrid-memory-cube-160gbsec-ram-starts-shipping-is-this-the-technology-that-finally-kills-ddr-ram>




<http://www.anandtech.com/show/4819/intel-and-micron-develop-hybrid-memory-cube-stacked-dram-is-coming>



<http://wiley-vch.e-bookshelf.de/products/reading-epub/product-id/2418826/title/handbook+of+3d+integration.html?lang=en>



<https://www.semiwiki.com/forum/content/1610-3d-memories.html>

Clocking Stalls




<http://deliveryimages.acm.org/10.1145/2140000/2133822/figs/f7.jpg>


Hynix HBM




http://www.eetasia.com/ART_8800714409_499486_NT_874cb9d4.HTM



<http://wccftch.com/nvidia-pascal-gpu-17-billion-transistors-32-gb-hbm2-vram-arrives-in-2016/>



Intel *Knights' Landing* HPC Processor




- 5X the bandwidth v. GDDR5
- Up to 16GB
- One-third the footprint
- Half the energy per bit
- Managed memory stack for optimal levels of reliability, availability and serviceability



<http://news.ceb2b.com/info/20150326/3082445.shtml>

<http://electroiq.com/insights-from-leading-edge/2014/06/iftle-198-intel-to-commercialize-micron-hmc-3d-stacked-memory-in-hpc-processor-gs-nanotech-announces-3dic-plans-statschippac-suitors-named/>



3+ TFLOPS¹
In One Package
Parallel Performance & Density

New for Knights Landing
(Next Generation Intel® Xeon Phi™ Products)

Platform Memory: DDR4 Bandwidth and Capacity Comparable to Intel® Xeon® Processors

Compute: Intel® Silvermont Arch. (Intel® Atom™ J)
▪ Low-Power Cores with HPC Enhancements³
▪ **3X** Single Thread Performance⁴ vs Prior Gen.
▪ Intel Xeon Processor Binary Compatible⁵


On-Package Memory: High Performance
▪ up to **16GB** at launch
▪ **1/3X** the Space⁶
▪ **5X** Bandwidth vs DDR4⁷
▪ **5X** Power Efficiency⁶
Jointly Developed with Micron Technology

Intel® Silvermont Arch. Enhanced for HPC⁴


Integrated Fabric
Processor Package

<http://www.eweek.com/servers/us-blocks-intel-from-supplying-chips-for-chinese-supercomputers.html>

High Performance “Near” Memory



<http://forums.anandtech.com/showthread.php?t=2388600>





http://cdn.wccfttech.com/wp-content/uploads/2015/03/Intel-Knights-Landing-Processor_Adams-Rack.jpg

Bandwidth?

Introducing MCDRAM

MCDRAM (multi channel DRAM)

The innovative in-package memory found in Intel's next-generation Xeon Phi co-processor, MCDRAM (multi channel DRAM) is a customized memory interface that leverages the two company's ongoing collaboration and promises to deliver the performance and efficiency gains required by next generation HPC systems.




Micron's High Performance Stacked Memory Solution

Multi Channel Memory


- **Reduces Trace Lengths**
- **Reduces Power**
- **Reduces Latency**
- **Supports Multi Threading**
- **Supports Multi-Core**
- **Increases Bandwidth**
- **Increases Transaction Rate**

Conventional 3D *Packaging*


- ***Die Stacking***
- Preserves traditional RAM problems
- Adds stacking costs




Di3D™ : Dis-Integrated 3D™



Tezzaron Stacks Wafers



Dis-Integrated DiRAM4 Architecture




The Bit Layer(s)
(Memory Cells &
Access Transistors)

The Control Layer
(Sense Amps, etc.)

The I/O Layer

Dis-Integrated DiRAM4 Architecture




Isometric View


**Highest
Transistors
Density
Possible**

True Architectural 3D


Micron HMC Die Stack



Hynix HBM Die Stack



Tezzaron TSV-free
Wafer Bonding



1st bonding: F-to-F

2nd bonding : B-to-B

1st bonding: F-to-F


3rd bonding : B-to-B

1st bonding: F-to-F

2nd bonding : B-to-B

1st bonding: F-to-F

DiRAM4 Performance Advantage




3rd Wave RAM

- High Signal Count
- Intimate Interface
- High Trans Rate
- Low Latency
- High Power Density
- Much Smarter
- **Non-commodity**



Ending the Long Boil





Crossing the Chasm...

Expect FPGA Early Adopters

- ✓ Performance driven
- ✓ Quick to market
- ✓ Small volumes
- ✓ High value




Ayrees SyoPort-P BGA Module



<http://www.etch-web.com/bga-reballing.htm>

Volatile RAM Hierarchy



Back to Normal





Tezzaron
SEMICONDUCTOR



The Disintegrator

David Chapman

VP Marketing

512-356-2534

dchapman@tezzaron.com

Tezzaron
SEMICONDUCTOR